ADE7880
Table 54. HCONFIG Register (Address 0xE900)
Data Sheet
Bit
0
Mnemonic
HRCFG
Default Value
0
Description
When this bit is cleared to 0, the bit 19 (HREADY) interrupt in MASK0 register is triggered
after a certain delay period. The delay period is set by bits HSTIME. The update frequency
after the settling time is determined by bits HRATE.
When this bit is set to 1, the bit 19 (HREADY) interrupt in MASK0 register is triggered starting
immediately after the harmonic calculations block has been setup. The update frequency is
determined by bits HRATE.
2:1
HPHASE
00
These bits decide what phase or neutral is analyzed by the harmonic calculations block.
00 = Phase A voltage and current.
01 = Phase B voltage and current.
10 = Phase C voltage and current.
11 = neutral current.
4:3
HSTIME
01
These bits decide the delay period after which, if HRCFG bit is set to 1, bit 19 (HREADY)
interrupt in MASK0 register is triggered.
00 = 500 ms.
01 = 750 ms.
10 = 1000 ms.
11 = 1250 ms.
7:5
HRATE
000
These bits manage the update rate of the harmonic registers.
000 = 125 μsec (8 kHz rate).
001 = 250 μsec (4 kHz rate).
010 = 1 ms (1 kHz rate).
011 = 16 ms (62.5 Hz rate).
100 = 128 ms (7.8125 Hz rate).
101 = 512 ms (1.953125 Hz rate).
110 = 1.024 sec (0.9765625 Hz rate).
111 = harmonic calculations disabled.
9:8
ACTPHSEL
00
These bits select the phase voltage used as time base for harmonic calculations.
00 = Phase A voltage.
01 = Phase B voltage.
10 = Phase C voltage.
11 = reserved. If selected, phase C voltage is used.
15:10
Reserved
0
Reserved. These bits do not manage any functionality.
Table 55. LPOILVL Register (Address 0xEC00)
Bit
2:0
7:3
Mnemonic
LPOIL[2:0]
LPLINE[4:0]
Default Value
111
00000
Description
Threshold is put at a value corresponding to full scale multiplied by LPOIL/8.
The measurement period is (LPLINE + 1)/50 seconds.
Table 56. CONFIG2 Register (Address 0xEC01)
Bit
0
Mnemonic
EXTREFEN
Default Value
0
Description
When this bit is 0, it signifies that the internal voltage reference is used in the ADCs.
When this bit is 1, an external reference is connected to the Pin 17 REF IN/OUT .
1
I2C_LOCK
0
When this bit is 0, the SS/HSA pin can be toggled three times to activate the SPI port. If I 2 C is the
active serial port, this bit must be set to 1 to lock it in. From this moment on, toggling of the SS
/HSA pin and an eventual switch into using the SPI port is no longer possible. If SPI is the active serial
port, any write to CONFIG2 register locks the port. From this moment on, a switch into using I 2 C
port is no longer possible. Once locked, the serial port choice is maintained when the ADE7880
changes PSMx power modes.
7:2
Reserved
0
Reserved. These bits do not manage any functionality.
Rev. A| Page 102 of 104
相关PDF资料
EVAL-ADE7953EBZ BOARD EVAL FOR ADE7953
EVAL-ADF4002EBZ1 BOARD EVAL FOR ADF4002
EVAL-ADG788EBZ BOARD EVALUATION FOR ADG788
EVAL-ADM1021AEB BOARD EVAL FOR ADM1021
EVAL-ADM1023EB BOARD EVAL FOR ADM1023
EVAL-ADM1031EB BOARD EVAL FOR ADM1031
EVAL-ADM1062TQEBZ BOARD EVALUATION FOR ADM1062TQ
EVAL-ADM1075CEBZ BOARD EVAL FOR ADM1075
相关代理商/技术参数
EVAL-ADE7880EBZ 制造商:Analog Devices 功能描述:ADE7880, ENERGY METER, 3 PH, SPI, I2C, E
EVAL-ADE7913EBZ 制造商:AD 制造商全称:Analog Devices 功能描述:3-Channel, Isolated, Sigma-Delta ADC with SPI
EVAL-ADE7953EBZ 功能描述:BOARD EVAL FOR ADE7953 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-ADF4001EBZ2 制造商:Analog Devices 功能描述:Evaluation Board For Pll Frequency Synthesizer 制造商:Analog Devices 功能描述:ADF4001 PLL SYNTHESIZER EVAL BOARD
EVAL-ADF4002EB1 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk
EVAL-ADF4002EBZ1 功能描述:BOARD EVAL FOR ADF4002 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
EVAL-ADF4007EBZ1 功能描述:BOARD EVALUATION FOR ADF4007EB1 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:- 标准包装:1 系列:PSoC® 主要目的:电源管理,热管理 嵌入式:- 已用 IC / 零件:- 主要属性:- 次要属性:- 已供物品:板,CD,电源
EVAL-ADF4106EB1 制造商:Analog Devices 功能描述:PLL, Frequency Synthesizer